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I. INTRODUCTION
T HE emerging tunnel field-effect transistor (TFET) has been considered as an attractive alternative to replace conventional CMOS technologies in ultralow power and energy efficient computing applications [1] - [7] . In contrast to thermionic devices, the high energy filtering of the bandto-band tunneling (BTBT) carrier injection mechanism characterizes the TFETs with a subthreshold swing (SS) below 60 mV/dec (at room temperature) and lower leakage current.
Simulation results show that TFET devices present better electrical characteristics than conventional technologies at sub-0.25 V operation [8] . On the other hand, TFETs conduct less current at voltages around 1 V, and thereby their use is envisioned for low voltage, low performance applications.
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Digital Object Identifier 10.1109/TVLSI.2016.2617203 radio frequency (RF) power obtained by antennas (in the case of stray electromagnetic radiation) require energy conversion circuits to increase these values for use by electronic systems. Under extremely low voltage scenarios, TFETs appear as interesting devices to implement in the required power conversion circuits. As an example, the work reported in [9] shows improvements in the performance of TFETbased charge-pump converters compared with the application of the FinFET technology at sub-0.4 V levels. In [10] , a TFET-based charge-pump powered by a thermogenerator was shown to present a peak power conversion efficiency of 74% for a temperature variation of 1 K (V IN = 80 mV). Liu et al. [11] have shown similar PCE improvements in RF passive rectifiers based on TFETs for input power levels below −30 dBm (typical far-field ambient RF-power). These results are highly motivating for several applications where the power requirements of external batteries are still mandatory to ensure a proper circuit operation. Despite the improvements shown in the circuit performance of the referenced works at low voltage (sub-0.4 V), the operation voltage range is limited by the particular TFET electrical characteristics when the device is reversebiased. In front-end energy harvesting circuits such as (required by electromagnetic radiation) and step-up-converters (required by any low-voltage input source), the transistors are subjected to forward as well as reverse bias conditions (ON and OFF states, respectively). Under reverse bias conditions, the intrinsic p-i-n diode of the TFET is forward biased and the reverse current follows the characteristic of an Esaki tunnel diode, giving rise to an important efficiency loss. When increasing the reverse bias magnitude of TFETs, a transition between a negative differential resistance behavior and driftdiffusion mechanism characterizes the reverse current. As the magnitude of this reverse current can be controlled by the magnitude of the gate-to-source voltage, different circuit topologies can reduce the reverse losses and thus extend the voltage/power range operation of TFET-base circuits.
In Section II, we give a short review of the TFET structure, carrier injection mechanisms, and the main electrical characteristics of the device. In Sections III and IV, we explore the performance of TFET devices in dc-dc converters and ac-dc passive rectifiers, respectively. New topologies are proposed to minimize the reverse losses suffered by those circuits when the TFET is under reverse bias conditions. Section V presents a brief discussion of TFET and FinFET-based circuit layout and parasitics and finally Section VI provides the conclusion of the work. 
II. TUNNEL FET DEVICE

A. Physical Characteristics and BTBT
Unlike conventional thermionic transistors, the TFET is essentially a gated reverse-biased p-i-n diode [1] , [2] as shown in Fig. 1 . For an n-type TFET, the p-type source presents a higher doping concentration than that of the n-type drain. Under forward bias conditions, the drain is at a higher potential than that of the source. In contrast, the p-type TFET is characterized by an n-type source with a higher doping concentration than that of the p-type drain. Under forward bias conditions, the drain of the p-TFET is at a lower potential than that of the source.
In TFET devices, the carrier injection mechanism does not follow the laws of thermionic injection as in conventional MOSFETs. In Fig. 2(a) , the energy band diagram for an n-TFET shows the Fermi level in the source region below the energy valence band, and above the energy conduction band in the drain region. During the OFF-state condition, i.e., V GS = 0 V, both the Fermi levels in the source and channel regions are aligned (dashed blue curves). When V GS = 0 V, electrons below the Fermi level on the source region see a large channel resistance to tunnel through the channel until the drain side. This channel resistance sets the leakage current of the TFET device. When a positive gate bias is applied, the energy levels in the channel bend down and the Fermi level in the channel region moves below the Fermi level of the source region (solid red curves). In this case, there is an increase of probability of electrons in the source region to tunnel through the channel to the empty states of the drain region. During the ON-state condition in Fig. 2(a) , the decrease in the energy barrier between the source and the channel sets the tunneling mechanism at the source-channel interface.
As the BTBT carrier mechanism does not follow the thermal laws of conventional transistors, a sub-60 mV/dec of SS in the I -V characteristics (at ambient temperature) is possible. In a p-type TFET, when a negative bias is applied to both the channel and drain regions (respective to the source), the energy levels bend up, increasing the probability of holes in the source region to tunnel to the empty states of the drain region. Similar to the n-type, the BTBT in p-TFETs is set at the source-channel interface (not shown for simplicity).
In TFETs, the magnitude of current is dependent on the device materials. As shown in Fig. 2(b) and (c), TFETs designed with low energy bandgap and mass materials allow for large ON-current values.
In comparison with silicon-based TFETs, the use of III-V materials such as InAs and GaSb decrease the tunneling barrier at the source-channel interface allowing for a higher tunneling probability and a consequent reduction in channel resistance [1] . In comparison with a homojunction InAs TFET, the larger drive current of the heterojunction GaSb-InAs TFET comes from the reduction in the effective tunneling barrier at the source-channel junction without reducing the energy bandgap of the channel material [5] . In Fig. 2(b) , it is possible to observe the lower leakage current characteristic of TFETs compared with conventional thermionic devices and an SS below 60 mV/dec.
The simulated results shown in Fig. 2 are based on InAs homojunction TFET with a gate length of 20 nm. The heterojunction TFET presents a GaSb source and InAs channel and drain with a gate length of 40 nm. Both the TFET models are based on lookup tables describing the main electrical characteristics of the device. The current-voltage (I -V ) and capacitance-voltage (C-V ) characteristics were obtained from the TCAD Sentaurus device simulator by the NDCL group of PennState University [6] , [7] , [12] . The calibrated TCAD models serve as an approximation of the full-band atomistic calculation of the TFET band diagram and BTBT current to generate the dc characteristics. In [13] , the same group has demonstrated a complementary III-V heterojunction vertical TFET with record I ON /I off and SS performance at a |V DS | of 0.5 V showing the feasibility of TFETs for low V DD applications that outperform conventional MOSFETs. The FinFET characteristics shown in Fig. 2 (c) describe the performance of a triple-gate structure with a gate length of 20 nm, fin height of 28 nm, and a fin width of 15 nm based on a predictive technology model from the NIMO group at ASU [14] . 
B. Carrier Injection Mechanism Under Reverse Bias Conditions
Under reverse bias conditions (negative V DS for n-type and positive V DS for p-type TFET), the intrinsic p-i-n diode of the TFET is forward biased and the resulting reverse current is characterized by two different carrier injection mechanisms. In n-type TFETs, a low reverse bias condition (V DS < 0 V) results in a reverse current characterized by a reverse BTBT carrier mechanism occurring at the channel-drain interface as shown in Fig. 3(a) . As long as reverse bias increases (V DS 0 V) the BTBT mechanism is suppressed due to the increase in energy bands in the drain region, and the DD mechanism characterizes the current as shown in Fig. 3(b) .
As the transistors applied in conventional charge pumps and rectifier circuits are characterized by both forward (ON state) and reverse (OFF state) bias conditions, it is of major importance to mitigate the reverse current conducted by TFETs during their OFF-state operation. As shown in Fig. 2(d) , the reverse current of reverse-biased TFETs is dependent on the magnitude of V GS . For the heterojunction TFET considered in this paper, a V GS = 0 V bias provides the smallest reverse current for a significant range of V DS (−0.1 to −0.6 V) and a consequent reduction of reverse losses in circuits. As this behavior is not observed for the homojunction counterpart and the heterojunction device presents a better switching performance, we will focus our simulations and results on the application of the heterojunction TFET counterpart.
C. Tunnel FET Intrinsic Capacitance
In TFET devices, the intrinsic gate-to-source (C GS ) and gate-to-drain (C GD ) capacitances as a function of the gate bias present a different behavior compared with conventional MOSFET devices. As shown in Fig. 4(a) , the total gate capacitance of the heterojunction TFET is dominated by C GD . As the TFET current is dependent on the barrier shrinking in the source-channel interface, the resulting C GS is shown to be much lower than C GD when the transistor is active [ Fig. 4(b) ] [15] , [16] .
Compared with Si thermionic devices, the lower gate capacitance of TFETs can reduce the dynamic power consumption and delays of digital circuits as shown in [17] . In digital logic, the unidirectional conduction of TFET devices and the enhanced Miller capacitance can result in bootstrapped nodes within the circuit, causing potential failures and reliability risks [17] , [18] . In conventional MOSFETs, charges can be transferred under both positive and negative V DS bias due to a similar doping structure in the source and drain junctions. In contrast, a reverse-biased TFET has low conduction and cannot quickly dissipate the charge. This characteristic can result in switching nodes with transient "spikes," with voltage values above the power supply voltage and below ground. For TFETbased charge pumps and rectifiers, this behavior can induce an increased switching power as in [11] .
Mookerjea et al. [15] have shown that compared with Si-based TFETs, the design of TFETs with III-V materials (low bandgap and low mass) can mitigate the Miller capacitance effect due to the reduced density of states of such materials. Therefore, TFETs designed with III-V materials are advantageous in comparison with silicon devices for ultralow power applications focused on energy harvesting.
In the following sections, the performance of the heterojunction GaSb-InAs TFET in charge pumps and rectifiers is explored, with circuit solutions that mitigate the reverse losses suffered by the transistors operating during their OFF state.
III. TFET-BASED CHARGE PUMPS
In this section, the behavior of the heterojunction TFET at a device level is simulated with the physical parameters shown in Section II-A. The current magnitude of the p-TFET is assumed to be half the n-TFET due to the p-TFET performance degradation. The C-V characteristics of both the n-TFET and p-TFET devices are also included in the model, the difference between them being due to the different n and p structures.
A. State-of-the-Art TFET-Based Charge Pumps
As mentioned in Section II-B, the increase in the reverse current conduction of TFETs with the increase in reverse bias is expected to degrade the conversion efficiency of charge pumps and therefore, solutions are required to increase the voltage/power operation range. In order to understand the limitations of TFETs in conventional charge-pump topologies, one can consider the gate cross-coupled charge pump (GCCCP) topology shown in Fig. 5(a) . With conventional thermionic devices, this charge pump was shown to present better conversion performances at low voltage values compared with other topologies [19] . The principle of operation of the GCCCP converter can be divided into two regions of operation as shown in Fig. 5(c) . In region I, the low to high transition of Clock 1 increases the voltage node "Int1" to 2 V DD -V DS2 . During the same time, the voltage node of "Int2" is reduced to V DD -V DS2 .
In this region, transistors M1 and M4 are reverse-biased (OFF state) and transistors M2 and M3 are forward biased (ON state). The bias characteristics in this region when considering steady-state conditions are presented in Table I . During the second region of operation, the high to low (low to high) transition of Clock 1 (Clock 2) and the consequent reduction (increase) of voltage in node "int1" (int2) results in a forward bias condition of transistors M1 and M4 and a reverse bias in M2 and M3. The bias conditions of the transistors are presented in Table II .
According to Tables I and II , and considering no forward losses in the transistors, the reverse bias condition of the transistors (OFF state) is always characterized by a V GS = V DS . In Fig. 6 , the electrical characteristics of the heterojunction TFET device biased according to Tables I and II is presented. When the heterojunction TFET is reversebiased with a |V DS | > 0.7 V, the conduction of large reverse current is independent of the magnitude of the gate-to-source voltage. In contrast, under a low bias condition of |V DS | < 0.7 V, the reverse current of TFETs can be attenuated if the V GS of the reverse-biased transistors is forced to be 0 V, as shown by the increase of the device internal resistance in Fig. 6(b) .
These characteristics constrain the use of heterojunction TFETs in charge pumps for low voltage operation. As the magnitude of the reverse current is dependent on the V GS value, modifications in the conventional GCCCP topology can improve the PCE. Unsuk et al. [9] proposed a change in the conventional GCCCP that redirects the gate control signals of the two p-type transistors to the bottom of the two coupling capacitors, as shown in Fig. 5(b) . This solution forces the V GS of M3 and M4 to, respectively, V DS1 and V DS2 (approx. 0 V when considering low output current) when the transistors are reverse-biased. However, the higher the required current, the higher are the resultant V DS1 and V DS2 and, consequently, the reverse losses. Furthermore, the reverse current conduction of M1 and M2 (under reverse bias conditions) is not attenuated and therefore a different topology is proposed here.
B. Proposed TFET-Based Charge Pump
At a circuit level, a possible solution to attenuate the reverse current of TFETs operating during their OFF state (reversebiased) is to set their gate-to-source voltage as V GS to 0 V. To perform this behavior, auxiliary transistors and capacitors can be used as shown in Fig. 7 . Considering as an example the n-TFET M1, the auxiliary transistor (M aux ) will fix the node V3 with a value equal to the highest voltage value of nodes V1 and V2.
With this solution, the V GS of M1 will present a value close to 0 V (neglecting the forward losses of the auxiliary transistor) under reverse bias conditions and a positive value when the transistor is forward biased. A similar solution is proposed for p-TFET devices. In this case, an inverter circuit fixes the voltage at node V3 with a value equal to the lowest voltage of the clock signal.
In Fig. 8 , a proposed TFET-based charge pump for low voltage operation is presented. The gates of the main TFET transistors M1 and M2 are connected and biased with an auxiliary transistor M1 aux and capacitor C1 aux , while the gates of the main transistors M3 and M4 are biased by an auxiliary inverter (M2 aux and M3 aux ) and capacitor C2 aux . During the first region of operation (int1 > int2) shown in Fig. 5(c) , both the auxiliary transistor M1 aux and the auxiliary inverter are active, thus charging the capacitors at nodes int2 * and int1 * to the voltage values of the respective nodes int1 (≈2V DD ) and int2 (≈V DD ) when neglecting the forward losses of the main and auxiliary capacitors. In this region, the reversebiased transistors M1 and M4 present a V GS ≈ 0 V, and the forward biased transistors M2 and M3 present, respectively, V GS ≈ V DD and V GS ≈ −V DD .
During the second region of operation, the auxiliary transistors are reverse-biased (OFF state) and the voltage values Table III .
To highlight the advantage of using TFET devices for energy harvesting applications, the characteristics of a commercial ultralow thin-film thermogenerator, in particular the MPG-D655 from Micropelt [20] , are used to simulate the input power supply voltage of the proposed TFET-based charge pump. As presented in Fig. 9 , the thermogenerator presents a Seebeck coefficient of 80 mV/K.
In Fig. 10 , a performance comparison between the proposed, the conventional, and the state-of-the-art TFET-based chargepump topologies is presented. Two different variations of temperature in the thermogenerator are considered: K = 2 K (V DD = 160 mV) and K = 6 K (V DD = 480 mV). The widths of the main III-V heterojunction TFET transistors M1-M4 are set to 1 μm, the auxiliary transistors to 100 nm, auxiliary capacitors present a capacitance of 0.1 pF, coupling capacitors CC of 1 pF, and the output capacitor of 10 pF. The clock signals in nodes CK1 and CK2 are simulated with an ideal source and a frequency of 100 MHz. The low-to-high and high-to-low transitions are set as 1/100 of the period. As the main objective is to estimate the performance of the multiplier stage and not the clock circuitry, ideal components are chosen. For comparison purposes, the performance of a FinFET-based GCCCP is simulated and compared with the three TFET-based charge-pump topologies. The FinFET-based charge pump is simulated with the FinFET model discussed in Section II-A.
In the simulations, the PCE of each charge-pump stage is calculated as (1) . In order to increase the PCE of the chargepump stage the power losses have to be as small as possible. In (2), the average power losses in a charge-pump stage can be divided into three main sources: reverse, conduction, and switching power
The first power loss is characterized by the current that flows from the output to the input of the stage due to the nonfully closed transistors. With the different electrical characteristics of TFETs under reverse biasing conditions, this source of losses is important at large input voltage values. Conduction losses exist due to a nonzero channel resistance in the transistors working under forward bias conditions. For a specific transistor channel width, a large conduction of current results in a large forward voltage drop and consequent large conduction losses. The increase in the transistor width is presented as a possible solution to attenuate the conduction losses. However, larger transistor sizes result in larger parasitic capacitances and, therefore, larger switching losses. As shown in Fig. 10 and for the two variations of temperature considered, one can observe that both the TFETbased charge pumps present a better performance than that of their FinFET counterparts. For a low input voltage V DD = 160 mV ( K = 2 K), the proposed charge pump presents a small degradation of efficiency for output current levels in the nA range due to the power losses of the auxiliary circuitry. However, when the input voltage is increased to 480 mV ( K = 6 K), the reverse-biased transistors in both conventional and state-of-the-art TFET-based charge pumps rapidly degrade the efficiency due to the conduction of high reverse current. In contrast, the proposed charge pump is shown to be more efficient for a wider range of operation.
In Fig. 11 , the power loss distribution for an output load of 1 μA is presented. For a T = 2 K, both the TFET-based charge pumps present lower forward losses than their FinFET counterpart. This result is directly related to the possibility of heterojunction TFETs to conduct more current at sub-0.25 V. For a T = 6 K, one can observe that most of the losses of the FinFET CP are due to switching losses. At this load point, and despite the losses resultant from the auxiliary circuitry (increase of switching losses in the stage, reverse, and forward losses of auxiliary transistors), the proposed charge pump shows, respectively, a 240x and 130x reduction in the reverse current compared with the conventional and state-of-the-art TFET-based charge pumps.
In Fig. 12 , the transient simulations of the proposed TFETbased charge pump are presented for an output load of 1 μA and V DD = 160 mV. It is possible to observe the voltage evolution of nodes "Int1," "Int2," "Int1 * ," "Int2 * ," and "V out."
IV. TFET-BASED RECTIFIERS
This section focuses on the proposal of a new TFET-based rectifier for RF energy harvesting that alleviates the losses suffered by the TFET transistors when subjected to reverse bias conditions. The heterojunction TFET and silicon FinFET models used in the simulations in this section are the same as those presented in the previous section.
A. State-of-the-Art TFET-Based Rectifier
In RF powered energy harvesting systems, the demonstrated low efficiency at sub-μW (sub-30 dBm) RF power levels is mainly related to the difficulty by conventional devices to present a good switching performance at very low voltage levels (sub-0.25 V). Liuet al. [11] have shown by simulations that TFET-based passive rectifiers can improve the efficiency The TFET-based gate cross-coupled rectifier (GCCR) presented in Fig. 13(a) was shown by the authors to present better performance at a wider range of voltage/power operation compared with other rectifier topologies (PCE > 50 % with an RF input power ranging from −40 to −25 dBm). However, in a TFET-based GCCR the range of voltage/power operation demonstrated by the authors is degraded due to the losses presented by the TFET transistors during their OFF-state operation (reverse-biased state). Therefore, a different TFETbased rectifier topology is required in order to improve the conversion performance at a wider range of operation.
The operation of the conventional GCCR can be divided into two regions as shown in Fig. 13(b) : region I where the RF + node is at a higher voltage than that of the RF − node and region II where the opposite condition applies. During the first region of operation, both T1 and T4 transistors are reversebiased, thus conducting reverse current to the circuit. In the second region of operation, transistors T2 and T3 present the same problem. The V GS magnitudes of each transistor during the OFF-state operation are presented in Tables IV and V. In Fig. 14 , a performance comparison of the TFET-based GCCR for two distinct frequencies (100 and 915 MHz) and loads (RL = 100 k and RL = 10 k ) is presented. The main TFET devices T1-T4 are simulated with channel widths of 1 μm. The output capacitor CL and the two coupling capacitors CC1 and CC2 present the same capacitance value of 1 pF. The power efficiency of the rectifier stage is calculated as (3) . Similar to the charge-pump topology, the reverse, conduction, and switching power are presented as the main losses in the rectification process
As shown in Fig. 14 and in comparison with 10 k , a load of 100 k can enable a higher PCE at sub-μW power levels and for both the frequencies in study. The peak efficiency for this load is shown to be around an RF V ac of 0.2 V. At higher voltage values, the decrease in the PCE is not only due to the increase in conduction losses by the transistors operating during their ON state but also due to nonfully closed transistors operating during their OFF state, and a consequent conduction of reverse current. As mentioned earlier, a solution to decrease the reverse losses is to set the V GS of the reverse-biased TFET devices to 0 V.
B. Proposed TFET-Based Rectifier
In Fig. 15 , a TFET-based rectifier topology is proposed. The aim of the proposed solution is to bias the gate of the main transistors T1 and T3 with the positive phase of the RF + -RF − signal applied to the terminals of the rectifier, and transistors T2 and T4 with the negative phase. In order to implement this solution, the gates of transistors T1 and T3 are connected together, as also the gates of T2 and T4. Two auxiliary TFET devices (T5 and T6) are required to bias the gates of T1 and T3 and two auxiliary transistors (T7 and T8) to bias the gates of T2 and T4.
According to Table VI, the reverse-biased main transistors will present a V GS close to 0 V (negleting forward losses of the aux. transistors) and a V GS similar to those presented by the GCCR when operating during their ON state. In the first region of operation, shown in Fig. 16 (a) (RF + > RF − ), the main transistors T2 and T3 and the auxiliary transistors T5 and T8 are active (T1, T4, T6, and T7 operate in OFF state); while the second region of operation, shown in Fig. 16 (b) (RF + < RF − ), characterizes T1, T4, T6, and T7 in the ON state (T2, T3, T5, and T8 in OFF state). In the proposed topology, the auxiliary transistors operating during their OFF-state condition present a nonzero magnitude of V GS and therefore reverse current in these transistors is expected.
In order to mitigate the consequent reverse losses and improve the PCE of the rectifier stage, one can decrease the size of the auxiliary transistors. As shown in Fig. 17 , the increase in ratio between the main and auxiliary transistor widths is an effective way to increase the PCE at RF V ac values higher than 0.6 V. Despite the increased performance of the proposed TFET rectifier compared with the TFET-based GCCR at such values, there is a clear decrease in PCE for RF V ac values in the range of 0.1-0.6 V. This decrease is explained by the additional gate-to-drain capacitance (C GD ) of the auxiliary TFET devices operating in the ON state (see Fig. 16 ), which causes a delay at high frequencies. As shown in Fig. 18(a) , for a frequency of 915 MHz the parasitic C GD causes delays between the voltage applied at the source and gates of the reverse-biased main transistors, thus resulting in a nonzero V GS . In contrast, for a frequency of 100 MHz, the gate values of T1 and T3 (T2, T4) are phased with the positive (negative) phases of the applied RF voltage signals to the rectifier. As shown in Fig. 17 b) and in contrast with 915 MHz, an operating frequeny of 100 MHz allows for an increased efficiency in the RF Vac range of 0.1-0.6 V. Larger auxiliary transistor sizes can mitigate the delays by fastening the charge and discharge rate of the parasitic gate-todrain capacitances (when forward biased), with a consequent increase in the reverse losses when subjected to reverse bias conditions.
C. Hybrid TFET-FinFET Rectifier
In order to improve the efficiency of TFET-based rectifiers in a wider range of operation, one can consider a hybrid rectifier with both TFETs and silicon-based FinFETs. The implementation of III-V TFETs on Si-chips is currently a topic of intensive research [21] , [22] . While there are currently several technological difficulties for the cointegration of different materials on the same Si-chip, it is expected that the barriers will eventually be overcome. The demonstration of hybrid TFET-MOSFET configurations is therefore dependent on further developments in the process technology.
Considering the proposed TFET rectifier in Section IV-B., one can maintain the main four TFETs and replace the auxiliary transistors by FinFETs. As the intrinsic gate-to-drain capacitance of thermionic devices is only a small part of the total gate capacitance [16] , lower delays are expected between the gate and source voltage signals applied to the main TFETs. This characteristic allows for the increase in power efficiency at low RF V ac values (sub-0.6V), maintaining the higher efficiency at higher RF voltage values compared with the conventional TFET GCCR.
In Fig. 19 , a comparison between three TFET-based rectifier topologies and a FinFET-based GCCR is presented. The TFETbased GCCR is simulated with TFET widths of 1 μm, the FinFET-based rectifier presents four FinFETs with 14 fins (equivalent to a channel width of 994 nm), the proposed TFET-based rectifier with a ratio of 10 between the main and auxiliary transistors, and the hybrid rectifier with the main TFET devices with 1 μm and auxiliary FinFETs with 2 fins each (equivalent to a channel width of 142 nm).
It is shown that for both the frequencies of operation, the FinFET-based rectifier presents a competitive power efficiency in the short range of RF input power of −30 to −40 dBm. At low frequencies the hybrid rectifier presents the highest PCE values at a wider range of voltage/power operation. In contrast, the performance at a frequency of 915 MHz is shown degraded at sub-35 dBm. Fig. 20 shows that despite the lower efficiency values at RF V ac values above 0.3 V, the FinFET-based GCCR presents the highest output voltage values. This characteristic is explained by the higher current conducted by FinFETs at voltage values above 0.25 V compared with heterojunction TFETs [17] .
V. FEW COMMENTS ON FINFET VERSUS TFET-BASED CIRCUIT LAYOUT AND PARASITICS
In the results shown in the previous sections, no layout parasitics were included for either analysis, so that we could fairly compare the device-specific characteristics between FinFET and TFET, for which no detailed technology information yet exists. Clearly, layout and associated parasitics have an important impact on performance, especially for charge pumps and rectifiers, so at least some comment on TFET layout is included here for the sake of completeness.
Compared with conventional thermionic devices, the different doping structure, doping levels, and materials of source/drain contacts in TFETs require different cell layouts. Due to the unidirectionality of the current in n and p-type TFETs, the source and drain contacts cannot be shared as opposed to MOSFETs. Therefore, for TFETs connected in series (i.e., drain terminal of the first TFET is connected to the source terminal of the second TFET), extra space in the layout is required as shown in [23] and [24] .
As the proposed TFET-based charge pump and rectifier requires additional transistors in series and parallel with a consequent area overhead, larger parasitic resistances and capacitances are expected compared with the conventional FinFET-based circuits. In order to analyze the impact of parasitics in the circuit performance, further work in the device structure and layout is required. Vertical TFET structures are currently under investigation to reduce the device footprint area (and consequent circuit overhead compared with CMOS) and due to the feasibility of the heterojunction structure implementation [13] , [24] .
VI. CONCLUSION
A comparison between the proposed TFET-based charge pump and the conventional gate cross-coupled topology shows improved performance at a wider range of voltage/power operation. The auxiliary circuitry of the proposed multiplier stage is required to attenuate the reverse current conducted by the TFETs when operating during their OFF-state condition, i.e., when their intrinsic p-i-n diode is forward biased.
Similar performance improvements were shown for the proposed TFET-based rectifier at RF V ac values above 0.6 V, compared with the conventional gate-cross coupled topology. In the proposed solution and for a frequency of 915 MHz, the large C GD of TFETs degrades the efficiency performance at sub-0.6 V operation. A hybrid TFET-FinFET rectifier can alleviate these losses, maintaining the good efficiency performance at RF V ac values above 0.6 V. The higher efficiency in a wider voltage/power operation range at lower operation frequencies makes the proposed rectifiers viable solutions for low frequency piezoelectrics or VHF RF sources. Despite the reduction in reverse losses shown by the proposed solutions, an increased area in the multiplier/rectifier stage is required due to the auxiliary circuitry.
In sum, the performance of the heterojunction TFET in study with III-V materials is presented as an interesting alternative to replace conventional transistors in ultralow power energy harvesting front-end circuits. With this technology, front-end circuits can operate efficiently at power supply voltage levels close to those produced by several energy harvesting sources as thermogenerators powered by low temperature gradients and antennas with low output voltage values due to low RF electromagnetic radiation.
There are, however, many challenges to fabricate TFETs on Si-chips with the performance described in this paper. The requirement of high-quality III-V materials and oxides with high-k to remove effects as trap-assisted tunneling and the fabrication of ultrathin body dimensions for good gate electrostatic control are some examples of problems experienced by several groups.
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